L 1 Cache L 2 Cache Shared Memory Bus P 6 Multiprocessor scalability in Microsoft Windows NT / 2000

نویسنده

  • Mark B. Friedman
چکیده

This paper provides an overview of the multiprocessing support in the Microsoft Windows NT/2000 operating system, with an emphasis on scalability and other capacity planning issues. It also discusses specific features of the Intel P6 architecture that provide the hardware basis for large scale multiprocessing systems. As a shared memory multiprocessing implementation, Windows NT/2000 is predictably vulnerable to saturation on the shared memory bus. Processor hardware measurements that can illuminate memory bus contention when it appears are also described and discussed.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Global Bus Design of a Bus-Based COMA Multiprocessor DICE

DICE is a shared-bus multiprocessor based on a distributed shared-memory architecture, known as Cache-Only Memory Architecture (COMA). Unlike previous COMA proposals for large-scale multiprocessing, DICE utilizes the COMA to effectively decrease the gap between modern high-performance microprocessors and the bus. As microprocessors become faster and demand more bandwidth, the already limited sc...

متن کامل

Protocol Mapping for a Bus-Based COMA Multiprocessor

As microprocessors become faster and demand more bandwidth the already limited scalability of a shared-bus decreases even further. Cache only memory architecture (COMA) for distributed shared memory multiprocessors has a potential to effectively decrease the gap between high performance microprocessors and bus. The concept of COMA is organizing traditional main memory as a large cache. COMA all...

متن کامل

Pii: S0141-9331(98)00097-0

DICE is a shared-bus multiprocessor based on a distributed shared-memory architecture, known as cache-only memory architecture (COMA). Unlike previous COMA proposals for large-scale multiprocessing, DICE utilizes COMA to effectively decrease the speed gap between modem high-performance microprocessors and the bus. DICE tries to optimize COMA for a shared-bus medium, in particular to reduce detr...

متن کامل

Coherence and Replacement Protocol of DICE-A Bus-Based COMA Multiprocessor

As microprocessors become faster and demand more bandwidth, the already limited scalability of a shared bus decreases even further. DICE, a shared-bus multiprocessor, utilizes cache only memory architecture (COMA) to effectively decrease the speed gap between modern high-performance microprocessors and the bus. DICE tries to optimize COMA for a shared-bus medium, in particular to reduce the det...

متن کامل

Performances Modeling and Evaluation for the XMP Shared-Bus Multiprocessor Architecture

This paper presents the performance modelling and evaluation of a shared bus multiprocessor, XMP. A key characteristic of XMP is that it employs a special shared bus scheme featuring separate address bus and data bus with split transaction, pipelined cycle (called SSTP scheme). To assist evaluating the architectural alternatives of XMP, the features of the SSTP bus scheme as well as two importa...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2000